您好,欢迎来到维库电子市场网 登录 | 免费注册
2年
企业信息

深圳市天诺拓展科技有限公司

卖家积分:3001分-4000分

营业执照:已审核

经营模式:贸易/代理/分销

所在地区:广东 深圳

企业网站:
http://www.tntzkj.com

人气:124735
企业档案

相关证件:营业执照已审核 

会员类型:

会员年限:2年

陈先生 QQ:2881911557

电话:0755-82737486

手机:18129948597

阿库IM:

地址:福田区华强北路华强广场A座15A

传真:0755-82737486

E-mail:haihong-chen@163.com

AD9240ASZRL 模数转换器
AD9240ASZRL 模数转换器
<>

AD9240ASZRL 模数转换器

型号/规格:

AD9240ASZRL

品牌/商标:

ADI

封装:

QFP-44

批号:

21+

产品信息

The AD9240 is a 10 MSPS, single supply, 14-bit analog-todigital converter (ADC). It combines a low cost, high speed CMOS process and a novel architecture to achieve the resolution and speed of existing hybrid implementations at a fraction of the power consumption and cost. It is a complete, monolithic ADC with an on-chip, high performance, low noise sample-and-hold amplifier and programmable voltage reference. An external reference can also be chosen to suit the dc accuracy and temperature drift requirements of the application. The device uses a multistage differential pipelined architecture with digital output error correction logic to guarantee no missing codes over the full operating temperature range. The input of the AD9240 is highly flexible, allowing for easy interfacing to imaging, communications, medical and dataacquisition systems. A truly differential input structure allows for both single-ended and differential input interfaces of varying input spans. The sample-and-hold amplifier (SHA) is equally suited for multiplexed systems that switch full-scale voltage levels in successive channels as well as sampling single-channel inputs at frequencies up to and beyond the Nyquist rate. The AD9240 also performs well in communication systems employing Direct-IF Down Conversion, since the SHA in the differential input mode can achieve excellent dynamic performance well beyond its specified Nyquist frequency of 5 MHz. A single clock input is used to control all internal conversion cycles. The digital output data is presented in straight binary output format. An out-of-range (OTR) signal indicates an overflow condition which can be used with the most significant bit to determine low or high overflow.